5
Followers
3
Following
8
Public Repos
0
Private Repos
Language Breakdown
Lines of code distribution across 4 owned repositories
131K
Total LOC
SystemVerilog
71,290 lines
54.4%
N/A
C++
30,379 lines
23.2%
N/A
Shell
12,688 lines
9.7%
N/A
Tcl
11,372 lines
8.7%
N/A
Makefile
5,072 lines
3.9%
N/A
Other
164 lines
0.1%
N/A
T
T-Shaped Developer
T-shapedDeep in SystemVerilog with broad versatility
SystemVerilog
C++
Shell
Tcl
Makefile
Collaboration Network
Global Impact visualization
Repos
9
PRs
0
Growth
+18%
Top Collaborators
No collaborator data yet.
Coding Streak
Contribution activity over the past year
1 day
40
Contributions
33
Commits
0
Pull Requests
Jun
Jul
Aug
Sep
Oct
Nov
Dec
Jan
Feb
Mar
Apr
May
Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Top Repositories
RISC-VOOO
Risc-V Out of order
0
0
Shell
Cordic
Cordic framework containing C++ simulation + systemverilog implementation
0
0
Tcl
RISC-V
RISC-V RV32I base multi-cycle processor. Performing basic 32 bit operations
0
0
SystemVerilog
SVMultipliers
Framework for high efficiency multipliers
0
0
SystemVerilog
snitch_cluster
A high-efficiency floating-point compute cluster.
0
0
SystemVerilog
Pseudo-random-generator-32bits
0
0
C++
snax_cgra_dev
cgra accelerator architecture for snax system risc-v controlled
0
0
SystemVerilog
CA_IC_Design
Project for Computer Aided IC Design
0
0
Python
Open Source Impact
Contributions to external projects
0 merged PRs
No external contributions found.